

EMB1Z001

## APPLICATION PROGRAM INTERFACE FOR PROGRAMMABLE ARCHITECTURE CORES

5

### RELATED APPLICATIONS

This application is a continuation-in-part of an application entitled  
10 "SYSTEM, METHOD AND ARTICLE OF MANUFACTURE FOR USING A  
LIBRARY MAP TO CREATE AND MAINTAIN IP CORES EFFECTIVELY"  
which was filed 1/29/2001 under serial number 09/772,710, which is incorporated  
herein by reference in its entirety for all purposes.

15

### FIELD OF THE INVENTION

The present invention relates to programmable platform architectures and  
more particularly to providing a methodology for coding for programmable platform  
architectures in a platform independent manner.

20

### BACKGROUND OF THE INVENTION

Traditionally, an application programming interface (API) includes calling  
conventions by which an application program accesses an operating system and  
25 other services. An API is defined at the source code level and provides a level of  
abstraction between the application and the kernel (or other privileged utilities) to  
ensure the portability of the code.

An API can also provide an interface between a high level language and  
30 lower level utilities and services that were written without consideration for the  
calling conventions supported by compiled languages. In this case, the API's main

00722157 053404  
FOFESD 29F2300

task may include the translation of data from one format to another or one protocol to another.

FPGAs are gate arrays which can be repeatedly reprogrammed while  
5 remaining in their environment of use (e.g., while mounted in the circuit board in which it is intended to be used). FPGAs typically include programmable logic blocks (e.g., programmable Boolean logic gates), and may also include programmable memory blocks, programmable clocking blocks, and other specialized programmable blocks such as multiplier blocks and I/O ports. Examples  
10 of commercially available FPGAs include those manufactured and distributed by the XILINX, Inc., such as the Spartan II Series and Virtex Series FPGAs.

Typically, FPGAs are programmed using a programming language specific to hardware, such as the Verilog HDL (Hardware Description Language) or the  
15 VHSIC HDL (often referred to as VHDL). These programming languages are generally used to implement specific hardware logic which is desired in the FPGA. As an example, the VHDL statement "ADD <= A1 + A2 + A3 + A4" could be used to add signals A1 through A4. After the logic has been coded in HDL, it is synthesized to a bit stream. The FPGA can then be programmed by writing the bit  
20 stream to the FPGA.

HDLs thus provide a method of generating code that is reasonably independent from the FPGA architecture. However, it is well known that HDLs cannot be "platform-independent" which requires support for the vast variety of  
25 peripheral components that might be found connected to the FPGA. Further, the compiler, or synthesis tool, cannot be platform-independent. Therefore, the HDL must be compiled uniquely for differing FPGAs. Furthermore, even if the FPGA remains the same, a change to any of the other platform components such as hardware resources or peripherals require that the application be rewritten to use the  
30 new peripheral(s). These features inhibit the reuse of applications on different FPGA platforms. Since FPGAs are found in an increasingly wide variety of systems, a

FOUO 292860

technique of generating platform-independent code is desirable. In traditional systems, platform-independence for applications is commonly provided by an operating system. Unfortunately, an FPGA has no operating system.

5           Prior art Figure 1 illustrates one difficulty associated with the platform-dependence of applications executed on FPGAs. As shown in Figure 1, FPGA Platform 1 may include a first generation of a product or reference board produced by a company. FPGA Platform 2 may include a second generation of the board produced by the company. To port the system produced for FPGA Platform 1 to  
10   FPGA Platform 2 requires a large amount of effort since a new interface must be written for each new peripheral. FPGA Platform 3 represents a possible future platform. Again, much effort is required to port the system produced for FPGA Platform 2 to FPGA Platform 3. In view of this difficulty, there is a need for an interface framework including platform-independent code which may easily be  
15   utilized in the context of FPGA Platform 1, FPGA Platform 2, FPGA Platform 3 or any programmable platform.

## SUMMARY OF THE INVENTION

A system and computer program product are provided for allowing an application to be integrated with any one of a plurality of distinct types of programmable platforms. First included are a platform-independent application and a platform-independent interface. The platform-independent interface is capable of interfacing, at least in part, the platform-independent application with any one of the distinct types of programmable platform. The programmable platform is further equipped with a platform-dependent interface. This platform-dependent interface serves in conjunction with the platform-independent interface in providing the interface between the platform-independent application and the programmable platform. As such, a versatile framework is provided that allows the reuse of the platform-independent application on numerous different types of programmable platforms.

In one embodiment of the present invention, the platform-dependent interface may include a library of platform-dependent resource interfaces which are wrapped with a standard interface capable of being accessed by the platform-independent interface. Further, the platform-independent application may be specifically written to use the platform-independent interface.

In another embodiment of the present invention, the interface between the platform-independent application and the programmable platform may be customized. For example, the specific port requirements of the platform-independent application may be accommodated in a customizable manner. Moreover, peripherals may be included and excluded based on the requirements of the platform-independent application. Still yet, the memory resources required by the platform-independent application may be dedicated.

In another aspect of the present embodiment, the interface may be customized in accordance with user-specified criteria. In such aspect, a graphical

user interface may be provided for allowing a user to enter the user-specified criteria.

5 In another embodiment of the present invention, a plurality of the applications may be included. Each application may thus be equipped with a unique platform-independent application, and a single platform-independent interface including a plurality of plugs. Further, the platform-dependent interface of the programmable platform may include a plurality of sockets allocated to the plugs.

10 In still another embodiment of the present invention, the programmable platform may include a field programmable gate array (FPGA). Further, the platform-independent interface may be written in a C-based variant programming language.

15

TO THE SECRETARY

## BRIEF DESCRIPTION OF THE DRAWINGS

5 The invention will be better understood when consideration is given to the following detailed description thereof. Such description makes reference to the annexed drawings wherein:

Prior art Figure 1 illustrates the difficulty associated with the platform-  
10 dependence of applications executed on FPGAs.

Figure 2 illustrates a framework for allowing an application to be integrated with any one of a plurality of distinct types of programmable platforms, wherein the application is shown to be integrated with a first type of programmable platform.  
15

Figure 2A illustrates the framework of Figure 2, wherein the application is shown to be integrated with a second type of programmable platform.

Figure 2B illustrates the framework of Figure 2, wherein a plurality of  
20 applications are shown to be integrated with a programmable platform.

Figure 2C illustrates the framework of Figure 2, wherein a plurality of specific exemplary applications are shown to be integrated with a specific exemplary programmable platform.  
25

Figure 3 shows a lower level view of a possible linkage between the platform-independent application and the platform-dependent interface.

Figure 4 illustrates a method to produce a bit-stream for a programmable  
30 platform.

Figure 5 illustrates the file relationships that may be used to generate the system of the present invention, in accordance with one exemplary embodiment.

Figure 6 illustrates an exemplary embodiment of the present invention.

FIG. 6

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

One aspect of the present invention involves an application program  
5 interface that permits the generation of platform-independent code that may be used  
with different types of programmable platforms. By this design, the present  
invention is capable of allowing code to be conveniently reused from one  
programmable platform to another.

10 Figure 2 illustrates a framework 200 for allowing a platform-independent  
application 204 to be integrated with any one of a plurality of distinct types of  
programmable platforms. As shown, the platform-independent application 204 is  
integrated with a first type of programmable platform 201 which includes a first type  
of memory 210, a bus I/O 212, and a first type of audio decoder 214. It should be  
15 understood that the first type of programmable platform 201 is merely exemplary of  
one possible programmable platform. Of course, any type of programmable  
platform 201 may be employed per the desires of the user. The manner in which the  
platform-independent application 204 is conveniently integrated with a second type  
of programmable platform will be set forth later during reference to Figure 2A.

20 In the present description, a programmable platform refers the programmable  
hardware including resources situated on the hardware. Programmable hardware  
may refer to a field programmable gate array (FPGA), or any hardware that is  
programmable. Resources situated on the hardware may include application  
25 resources such as memory or an audio codec as well as interfaces to peripheral  
devices such as an i/o bus. Further, different "types" of programmable platforms  
may differ by any variation in the programmable platform itself and/or in an  
associated environment. Further, the platform-independent application 204 may be  
integrated with the programmable platform by being implemented thereon,  
30 implemented on an associated device in a "co-development environment," or  
integrated in any other desired manner.



Examples of FPGAs include the XC2000<sup>TM</sup>, XC3000<sup>TM</sup>, XC4000<sup>TM</sup>, and/or Virtex families of FPGA devices introduced by Xilinx, Inc. of San Jose, Calif. The architectures of these devices are exemplified in U.S. Pat. Nos. 4,642,487; 4,706,216; 4,713,557; and 4,758,985; each of which is originally assigned to Xilinx, Inc. and which are herein incorporated by reference for all purposes. It should be noted, however, that FPGAs of any type may be employed in the context of the present invention.

With continuing reference to Figure 2, further included is a platform-independent interface 206. By being "platform-independent," the platform-independent application 204 and the platform-independent interface 206 are written/configured universally in a manner that is independent of any particular type of programmable platform.

The platform-independent application 204 may be specifically written to use the platform-independent interface 206. In one embodiment, this is accomplished by defining a set of macros and functions that may be used to form and access generic interfaces to platform resources (i.e. resources that are specific to particular programmable platform and possibly the peripheral components connected thereto, etc.).

The platform-independent interface 206 is designed based on a standard predetermined format. In use, the platform-independent interface 206 is capable of providing, at least in part, an interface between the platform-independent application 204 and any one of the distinct types of programmable platforms.

With reference again to Figure 2, it is shown that the programmable platform is further equipped with a platform-dependent interface 208. Such platform-dependent interface 208 is specifically written for the programmable platform and further serves in conjunction with the platform-independent interface 206 in interfacing the platform-independent application 204 and the programmable

5

10

15

20

30

In one embodiment, the platform-independent interface **206** may be characterized as an Engineered Platform Independent Application (EPIA). As an option, the platform-independent interface **206** may be written in Handel-C programmable language. In such embodiment, the platform-independent interface **206** may be referred to as a Handel-C Platform Application Program Interface (HCP-API). Still yet, the platform-dependent interface **208** may be referred to as a Platform Resource Support Package (PRSP).

More information regarding the Handel-C programming language may be found in " Celoxica Handel-C Language Reference Manual: Version 3," " Celoxica Handel-C User Manual: Version 3.0," " Celoxica Handel-C Interfacing to other language code blocks: Version 3.0," each authored by Rachel Ganz, and published by Celoxica Limited in the year of 2001; and "EMBEDDED SOLUTIONS Handel-C Preprocessor Reference Manual: Version 2.1," also authored by Rachel Ganz and published by Embedded Solutions Limited in the year of 2000; and which are each incorporated herein by reference in their entirety. Additional information may also be found in a co-pending application entitled "SYSTEM, METHOD AND ARTICLE OF MANUFACTURE FOR USING A LIBRARY MAP TO CREATE AND MAINTAIN IP CORES EFFECTIVELY" which was filed 1/29/2001 under serial number 09/772,710, and which is incorporated herein by reference in its entirety.

It should be understood that other programming and hardware description languages may be utilized as well. In particular, in one embodiment it is preferred to utilize a “C-based variant programming language,” which refers to any programming language which generally follows the conventions of the C programming language with adaptations suitable for programming reprogrammable

platforms. Examples of a C-based variant programming language include Handel-C, Bach-C, and any other programming language meeting the above criteria.

Figure 2A illustrates the framework of Figure 2, wherein the application 204  
5 is shown to be integrated with a second type of programmable platform 203. As shown, the second type of programmable platform 203 may include a second type of memory 220, a bus I/O 222, and a second type of audio decoder 224.

In order to integrate the application 204 with the new type of programmable  
10 platform 203, a new platform-dependent interface 208 is first configured to reflect the resources of the programmable platform 203. This may require the development of new modules for the platform-dependent interface 208 designed specifically to interface with the new resources. However, since the interface between the platform-independent interface 206 and the platform-dependent interface 208 is  
15 standardized, an interface module previously developed for the same resource can be incorporated in the platform dependent interface 208 without modification. The process of configuring the platform dependent-interface 208 to use the correct resources may be facilitated by use of a graphical user interface described later. It may also be facilitated by a method of using library maps set forth in the co-pending  
20 application entitled "SYSTEM, METHOD AND ARTICLE OF MANUFACTURE FOR USING A LIBRARY MAP TO CREATE AND MAINTAIN IP CORES EFFECTIVELY" referenced above. Further, the application 204 is recompiled in the context of the new platform-dependent interface 208. More information regarding such process will be set forth hereinafter in greater detail during reference  
25 to Figure 4.

As can be noted above, the second type of programmable platform 203 includes components that generally correspond to those of the first type of programmable platform 201 of Figure 2. In cases where the programmable  
30 platforms include fewer or additional components, measures may be taken to ensure that the application 204 is capable of operating using the available resources. For

example, the platform-dependent interface **208** may dedicate memory resources required by the platform-independent application **204**.

By this design, the amount of effort required to port applications from one  
5 FPGA platform to another is reduced. This, in turn, enables easier construction of systems on a semiconductor platform.

Figure **2B** illustrates the framework of Figure **2**, wherein a plurality of applications **240** are shown to be integrated with a single programmable platform.  
10 Each platform-independent application **204** may thus be designed for a unique purpose. Further, each platform-independent application **204** may include a platform-independent interface **206** similar to the platform-independent interfaces **206** of the other applications **204**. Further, the platform-dependent interface **208** associated with the programmable platform may include a plurality of ports **210**  
15 each associated with one of the applications **204**.

Figure **2C** illustrates the framework of Figure **2**, wherein a plurality of specific exemplary applications **240** are shown to be integrated with a specific exemplary programmable platform. As shown, each platform-independent  
20 application **204** are designed for a unique purpose, i.e. an encrypting and rendering. Further, each platform-independent application **204** includes a platform-independent interface **206** including a plurality of “plugs” **270** that allow the platform-independent applications **204** to interface resources of the programmable platform in a generic manner. As shown in the specific example of Figure **2C**, such resources  
25 may include a memory controller, video DAC controller, and bus controller.

The platform-dependent interface **208** associated with the programmable platform may include a plurality of “sockets” **272** allocated to the plugs **270** of the platform-independent interface **206**. As such, the aforementioned ports **210** may be  
30 viewed as having two portions, namely a plug portion and a socket portion.

It should be noted that such allocation of the sockets 272 to the plugs 270 may be set forth in a top level file 274 used to instantiate the applications 240. When the programmable platform is to be changed, only this top level file 274 needs to be altered to accommodate this change.

5

Figure 3 shows a lower level view 300 of a possible linkage between the platform-independent application 204 and the platform-dependent interface 208. As shown, each port 210 identifies actual ports 302 based on the specific requirements of the platform-independent application 204. Such ports 302 may include memory  
10 ports, data-stream ports, etc. Table 1 illustrates the various ports that may be supported in one embodiment.

Table 1

15	Data Streaming
	Memory Access (On chip or Off chip)
	Message Sending
	Message Receiving
	Basic Video DAC Interface
20	Bus Interface

For a feature to be available (e.g. Memory access), the hardware should have the required resources.

25 In one embodiment, the platform-independent interface 206 may be configured to customize the interface by enabling/disabling a plurality of peripherals, i.e. external bus, video DAC, ZBT memory chip, async memory chip, video capture chip, etc. The exact configuration may depend on the particular programmable platform being used. It should be noted that the foregoing feature is  
30 especially useful where I/O connectors are used to provide optional functionality. Other options may include dedication of memory resources or multi-porting of memory resources.

As an option, the platform-dependent interface 208 may be capable of  
35 customizing the interface in accordance with user-specified criteria. In such aspect,

a graphical user interface may be provided for allowing a user to enter the user-specified criteria. Such criteria may involve any of the parameters, peripherals, ports, etc. set forth hereinabove. The application associated with the graphical user interface further generates a code base for the platform-dependent interface 208  
5 which is configured to the specific user requirements. Use of the graphical user interface thus enables the inclusion of future, more complex configuration features, thus expanding flexibility.

The platform-dependent interface 208 is thus both configurable and  
10 extendable. Such allows features to be implemented as required by the user. Data streaming and message sending may be provided to allow easy, compatible and efficient communication between the platform-independent application 204 and other resources, i.e. an external bus. The implementation of the features of the platform-independent interface 206 is also flexible. This flexibility allows, for  
15 example, a video engine to be used on programmable platform with no video output hardware. This may be useful if the image is to be sent to other programmable platform to be displayed.

In one embodiment within the context of the aforementioned Handel-C  
20 programming language, the platform-dependent interface 208 may include a Handel-C library and a header file that contains interfaces to the resources of the programmable platform. The Handel-C library and header may be used to create a source file that forms a top-level for a system. It is this top-level source file that creates the instances of the platform-independent application 204. The header file  
25 may further include macros for creating and customizing the interfaces to the platform-independent application 204. It is possible for the interface to the platform-independent application 204 to have different port requirements depending on functionality, thus warranting the use of such technique. The platform-dependent interface 208 may also be at the top-level as it is possible for data streaming ports  
30 and messaging ports to be interconnected with the platform-independent application 204.

Figure 4 illustrates a method 400 to produce a bit-stream for the programmable platform. As shown, the method 400 includes writing the platform-independent application 204, wherein the platform-independent application 204 is further equipped with the platform-independent interface 206. See act 402. Thereafter, in act 404, the platform-independent application 204 is compiled into a predetermined format, i.e. EDIF, etc.

The platform-dependent interface 208 is then configured in act 406 for serving in conjunction with the platform-independent interface 206 in providing the interface between the platform-independent application 204 and programmable platform. Next, in act 408, the platform-dependent interface 208 is compiled into the predetermined format.

It should be noted that acts 402-404 may be separated from acts 406-408 to form two different stages. Figure 5 illustrates the file relationships 500 that may be used to generate the system of the present invention, in accordance with one exemplary embodiment.

With reference again to Figure 1, a solution has thus been provided for a versatile framework that allows the reuse of the platform-independent application 204 on numerous different types of programmable platforms. A general example of use of such solution will now be set forth in the context of Figure 1. As mentioned earlier, FPGA Platform 1 includes a first generation of a product or reference board produced by a company. FPGA Platform 2 may include a second generation of the board produced by the company.

To port the system produced for FPGA Platform 1 to FPGA Platform 2 would normally require a large amount of effort. If, however, the system has been designed so that the application in the systems of Figure 1 constitute a platform-independent application 204 in accordance with the foregoing descriptions, the



porting effort is much reduced. To port the platform-independent application 204 all that is required is the presence of the platform-dependent interface 208 for the target hardware.

5           The platform-dependent interface 208 is not necessarily application-specific and thus only needs to be produced once for each platform. For the platform-independent application 204 to function with a particular platform-dependent interface 208 requires only that the platform-dependent interface 208 supports the requirements for performance and functionality that the platform-independent  
10 application 204 requires. The port types may specify the functionality requirements of the platform-independent application 204.

A specific example of an implementation of the present invention will now be set forth in the context of the EPIA (platform-independent application 204),  
15 HCP-API (platform-independent interface 206) and PRSP (platform-dependent interface 208) set forth hereinabove. It should be noted that the present example is illustrative in nature, and should not be construed as limiting in any manner.

Table 2 illustrates an exemplary interface for a split phase memory access  
20 controller which may be defined by the platform-independent interface 206. As shown in Figure 6, address cycles 600 and data cycles 602 are treated separately. This allows efficient and low delay access to an external memory device. This technique also allows support for memory devices that do not return data within the same clock cycle that the address was issued. In use, the data cycles 602 lock  
25 until an address cycle 600 has been processed.

Table 2

```
30       macro proc HCPAPISetAddress(UniqueBankHandle, Address,  
          ReadNotWrite);  
          UniqueHandle:  
              This is the name of a port created prior to the  
              use of this routine.  
          Address:
```

This is a value represents the address location to be accessed.

ReadNotWrite:

This value represents the direction of the memory transfer operation.

1 = Read, 0 = Write.

macro proc HCPAPIMemoryRead(UniqueBankHandle, DataValue);

UniqueBankHandle:

This is the name of a port created prior to the use of this routine.

DataValue:

This is a pointer to a register that will be used to store the data read from the memory port.

macro proc HCPAPIMemoryWrite(UniqueBankHandle, DataValue);

UniqueBankHandle:

This is the name of a port created prior to the use of this routine.

DataValue:

This is a pointer to a register that the data to be written will be taken from.

Table 3 illustrates exemplary code usage that may be utilized by the platform-independent application 204 to utilize the interface of Table 2.

Table 3

```

while(1)
{
    par
    {
        if(AddressValueValid == 1)
        {
            // Use the HCP API routine to send a
            memory address...
            HCPAPISetAddress(BankHandle,
            AddressValue, MemoryTransferDirection);
        }
        else delay;
    }
    par
    {
        if(AddressValueValid &
        MemoryTransferDirection)
        {
            // Use the HCP API routine to perform
            a memory read...
            HCPAPIReadMemory (BankHandle,
            &MemoryReadBuffer);
        }
    }
}

```

```

        else if (AddressValueValid &
(~MemoryTransferDirection))
        {
            // Use the HCP API routine to perform
5      a memory write...
            HCPAPIWriteMemory(BankHandle,
&MemoryWriteBuffer);
        }
        else delay;
10      }
    }

```

While the platform-dependent interface 208 may be generated manually, it is more efficient if a code wizard is used. Such code generation wizard may be included with the platform-dependent interface 208 as an application included with libraries associated with the platform-dependent interface 208. Table 4 illustrates a usage example.

Table 4

```

20      #include "TopLevelInclude.h"
        #include "prsp.h"
        #include "DemoEPIA1.h"

25      // Initialise this top-level module. It is possible to have
        more than one
        // top-level module.
        HCPAPI_INITIALISE_TOP_LEVEL( TemporaryClockSource )

30

        // Create two instances of the LED flasher module (it is
        called DemoModule1).
        HCPAPI_CREATE_MODULE_INSTANCES( DemoModule1, 2 )

35

        // Define the main function for this module...
        void main()
        {
40      // The instances of the EPIA should be executed in
        parallel...
        . par

```

```

    {
        // Run instance 0 of DemoModule1, connect it to
        LEDResource0...
        // NOTE: the names of the resources a platform
5      supports will be provided
        //   in documentation provided with a PRSP.
        // Set the flashing interval to 10000000...
        HCPAPI_EXECUTE_MODULE( DemoModule1 )( 0, LEDResource0,
10      10000000 );

        // Run instance 1 of DemoModule1, connect it to
        LEDResource1...
        // NOTE: the names of the resources a platform
        supports will be provided
15      //   in documentation provided with a PRSP.
        // Set the flashing interval to 20000000...
        HCPAPI_EXECUTE_MODULE( DemoModule1 )( 1, LEDResource1,
20      20000000 );
    }

    }

#include "DemoEPIA1.h"
#include "EPIAInclude.h"

25

// Initialise the EPIA module, you can put more than one EPIA
in a source file or library if required...
HCPAPI_INITIALISE_MODULE( DemoModule1 )

30

// Declare a function that is used by an EPIA module. This
allow the mechanism to keep track
// of multiple instances of the module and create multiple
copies of functions used by an EPIA...
35 HCPAPI_DECLARE_FUNCTION( DemoModule1, DemoFunction1, unsigned
int 1 )( unsigned int 1 Parameter );

// Define the entry point for the EPIA...
40 HCPAPI_ENTRY_POINT( DemoModule1 )( InstanceID, AnLEDResource,
FlashDelay )
{
    // Declare a couple of variables(registers) for the EPIA
functionality...

```

TOP SECRET

```
static unsigned int 1 LEDStatus = 0;
static unsigned int 32 Timer = 0;

while(1)
5   {
    if( Timer == FlashDelay )
    {
        par
        {
10             // Calculate the new LED status using
                LEDStatus = HCPAPI_EXECUTE_FUNCTION(
DemoFunction1, InstanceID )( LEDStatus );

                // Use the LE resource worker macro to updata
15 the LED status...
                HCPAPISetLEDResourceStatus( AnLEDResource,
LEDStatus );

                // Reset the timer...
20 Timer = 0;

        }
    }
    else Timer++;
25 }

// Define a function that is used by the EPIA, see declaration
30 above...
HCPAPI_DEFINE_FUNCTION( DemoModule1, DemoFunction1, unsigned
int 1 )( unsigned int 1 Parameter )
{
    // This function inverts the input and returns it...
35 return( ~Parameter );
}
```

While various embodiments have been described above, it should be  
40 understood that they have been presented by way of example only, and not  
limitation. Thus, the breadth and scope of a preferred embodiment should not be

112960 *F. ...*  
 112961 *F. ...*  
 112962 *F. ...*  
 112963 *F. ...*  
 112964 *F. ...*  
 112965 *F. ...*  
 112966 *F. ...*  
 112967 *F. ...*  
 112968 *F. ...*  
 112969 *F. ...*  
 112970 *F. ...*  
 112971 *F. ...*  
 112972 *F. ...*  
 112973 *F. ...*  
 112974 *F. ...*  
 112975 *F. ...*  
 112976 *F. ...*  
 112977 *F. ...*  
 112978 *F. ...*  
 112979 *F. ...*  
 112980 *F. ...*  
 112981 *F. ...*  
 112982 *F. ...*  
 112983 *F. ...*  
 112984 *F. ...*  
 112985 *F. ...*  
 112986 *F. ...*  
 112987 *F. ...*  
 112988 *F. ...*  
 112989 *F. ...*  
 112990 *F. ...*  
 112991 *F. ...*  
 112992 *F. ...*  
 112993 *F. ...*  
 112994 *F. ...*  
 112995 *F. ...*  
 112996 *F. ...*  
 112997 *F. ...*  
 112998 *F. ...*  
 112999 *F. ...*  
 113000 *F. ...*